**North South University**

Department of Computer Science and Engineering

Quiz-4, Section – 2, Summer’17

Course No: **CSE 332** Course Title: **Computer Organization and Design**

Time: 20 min Full Marks: 15

|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- |
| 1. | Assume time for different stages is as follows:  90ps for register read or write  80ps for instr. Fetch  110 ps for other stages   * fill up the following table. * Identify the cock cycle time(Tc) for the pipelined version and non pipelined version  |  |  |  |  |  |  |  | | --- | --- | --- | --- | --- | --- | --- | | **Instruction** | **Instr. Fetch** | **Instr. Decode** | **EX** | **Mem** | **Write Back** | **Total Time** | | **sub** |  |  |  |  |  |  | | **addi** |  |  |  |  |  |  | | **J** |  |  |  |  |  |  | |  |  |  |  |  |  |  | | 8 |
| 2. | Consider the following codes for a MIPS 5 stage pipelined architecture and answer the question   * Locate the hazards? * How many clock cycles would it require for performing correctly (after solving hazards). * Please minimize the number of clock cycles if possible (by reordering).   lw $t2, 0($t1)  add $t1, $t2,$t1  sub $t3, $t2,$t1  lw $t3, 12($t0)  sw $t3, 8($t0) | 7 |